**** BEGIN LOGGING AT Thu Aug 08 02:59:57 2019
Aug 08 05:30:50 <zeekhuge[m]> pratimugale : i'd say complete testing of the entire system and documentation should be the priority. Documentation particularly should be really good.
Aug 08 06:44:37 <Abhishek_1> I agree with zeekhuge
Aug 08 06:46:58 <Abhishek_1> Documentation takes first priority, make sure it's done well.
Aug 08 09:15:09 <pratimugale[m]> abhishek_[m] zeekhuge okay, thanks, I'll complete Documentation first
Aug 08 11:26:45 <embden_new[m]> julieng: am I right that vgic irq number is not euqal to the underlying gic irq number?
Aug 08 11:40:53 <embden_new[m]> And if so, then if dom0 writes into, for example, 10th crossbar register, which means that the irq with the irq number written to the register will be routed to the 10th gic line, but, for example, 10th gic line corresponds to the 20th vgic line and 10th vgic line corresponds to 5th gic line, what should we do in that case? Should we then write the value into the register 5 of the crossbar (thus interrupt will be
Aug 08 11:40:53 <embden_new[m]> routed to 5th gic which corresponds to 10vgic)?
Aug 08 18:30:30 <vaishnav98_[m]> jkridner: Hi
**** ENDING LOGGING AT Fri Aug 09 02:59:57 2019