**** BEGIN LOGGING AT Tue Aug 09 02:59:58 2016
Aug 09 17:52:14 <chanakya_vc> m_w, I have a doubt. When the master wants to read, so first it transmits the address along with the read/write bit set to read. After that m_w . does the slave directly transmit the data, or it starts with the start bit and then the data?
Aug 09 17:53:17 <chanakya_vc> Also if it is a mutibyte read, will the slave transmit a stop byte at the end of  every byte? Or only a stop byte at the end of the complete transmission?
Aug 09 17:55:02 <m_w> first there is a start bit, then address bits, then r/w bit, then ACK bit. then data, then ACK bit, then stop bit
Aug 09 17:57:12 <chanakya_vc> So the data bits do not have a start bit at the start of the  transaction? m_w
Aug 09 18:00:27 <m_w> no
Aug 09 18:01:01 <m_w> there is an ACK bit then the data
Aug 09 18:02:41 <chanakya_vc> okay m_w . Firmware taking longer than I expected.But I  will be done before tomorrow's meeting
Aug 09 18:04:14 <chanakya_vc> m_w, If you are free tomorrow, perhaps you could help me in testing the code. In any case I will go to my lab and try to do it myself.
Aug 09 18:08:45 <m_w> I can help
Aug 09 18:09:10 <bradfa> chanakya_vc: I put the link in this channel for you yesterday to the NXP I2C specification, it is all detailed in there
Aug 09 18:09:43 <bradfa> www.nxp.com/documents/user_manual/UM10204.pdf
Aug 09 18:10:49 <chanakya_vc> Thank you bradfa ...I am done with the functions for writing data in the firmware. Working on the function for reading data.
Aug 09 18:13:11 <chanakya_vc> Should be done before the meeting tomorrow. Also I have figured out a way to do multibyte transfer. I hope to wrap everything up by Thursday or at max Friday. I have a long weekend.So hopefully I will be done with the documentation by Monday too.
Aug 09 20:21:01 <ds2> is everyone done?
Aug 09 20:27:20 <m_w> :D
**** ENDING LOGGING AT Wed Aug 10 02:59:58 2016