**** BEGIN LOGGING AT Thu Sep 10 07:37:11 2020
**** BEGIN LOGGING AT Thu Sep 10 09:23:58 2020
**** BEGIN LOGGING AT Thu Sep 10 09:50:29 2020
**** BEGIN LOGGING AT Thu Sep 10 12:45:04 2020
**** BEGIN LOGGING AT Thu Sep 10 13:35:49 2020
**** BEGIN LOGGING AT Thu Sep 10 14:29:46 2020
Sep 10 15:01:15 <vedant16[m]> deepankarmaithani: No reason as such, I just want to learn FPGA's
Sep 10 15:02:15 <Abhishek[m]_> vedant16: The PRU processor has a simple enough instruction set that you could probably implement it yourself
Sep 10 19:17:06 <vedant16[m]> Abhishek: Oh, so i don't need to exactly imitate the arch to get same instruction set ?
**** BEGIN LOGGING AT Thu Sep 10 23:30:31 2020
**** BEGIN LOGGING AT Fri Sep 11 02:55:23 2020
**** ENDING LOGGING AT Fri Sep 11 02:59:57 2020