**** BEGIN LOGGING AT Sat Sep 28 02:59:59 2019
Sep 28 10:38:42 <Pepe> I'm curious about progress about OpenWrt 19.07. In the while, there's going to be the end of September and still no insights about RC. :(
Sep 28 18:04:26 <novski_> is menuconfig able to flip CONFIG_STRICT_DEVMEM?
Sep 28 19:06:50 <Hauke> Monkeh: no CONFIG_STRICT_DEVMEM is always unset
Sep 28 19:07:07 <Hauke> novski_:
Sep 28 19:08:53 <novski_> how dangerous is it to use /dev/mem virtual device support generaly? I got the advice to set CONFIG_STRICT_DEVMEM to restrict it a bit more
Sep 28 20:38:21 <rotanid> Hauke: related question, would it be accepted to enable CONFIG_KERNEL_DEVMEM=y ? with this, one could remote-update Coreboot (e.g. APU devices) with "flashrom" tool. CC neoraider
Sep 28 20:39:15 <rotanid> novski_: as CONFIG_KERNEL_DEVMEM currently(!) is not active in OpenWrt, CONFIG_STRICT_DEVMEM is not necessary in any case
Sep 28 20:41:41 <Hauke> rotanid: is there no real driver to access this flash?
Sep 28 20:47:13 <aparcar[m]> ynezz: gcc8 per default https://patchwork.ozlabs.org/patch/1168928/
Sep 28 20:48:08 <rotanid> Hauke: phew, i don't know that much, i just tried many things and finally was able to remote update a router with an adjusted build which had CONFIG_KERNEL_DEVMEM=y
Sep 28 20:48:24 <rotanid> update coreboot firmware i mean, not the OS of the router
Sep 28 20:48:48 <rotanid> like this: flashrom -w coreboot.rom -p interna
Sep 28 20:48:50 <rotanid> l
**** BEGIN LOGGING AT Sat Sep 28 22:08:02 2019
**** BEGIN LOGGING AT Sat Sep 28 22:10:41 2019
**** BEGIN LOGGING AT Sat Sep 28 22:37:14 2019
Sep 28 22:40:20 <someoner> I'm again working on porting openwrt to the GS108Tv2 (BCM53312 CPU, MIPS, Big Endian, https://github.com/fvollmer/GS108Tv2-reverse-engineering/blob/master/53312s.pdf )
Sep 28 22:41:28 <someoner> the ssb bus can't be scanned, so I did a static mapping of the cores, but I'm not sure how to get the PCI bus working
Sep 28 22:42:48 <someoner> At the moment I only have serial access, but no pci. I'm at the moment reading the linux source code to understand what I have to do for the pci bus.
Sep 28 22:43:43 <someoner> It is a little confusing, since there is a host and a client mode a pci ssb core etc. If anyone has some insights I would love to hear them
**** BEGIN LOGGING AT Sat Sep 28 23:10:00 2019
**** BEGIN LOGGING AT Sat Sep 28 23:15:06 2019
**** BEGIN LOGGING AT Sat Sep 28 23:24:30 2019
**** BEGIN LOGGING AT Sat Sep 28 23:29:45 2019
**** ENDING LOGGING AT Sun Sep 29 02:59:57 2019